mirror of
https://github.com/Lemonochrme/vhdl_processor.git
synced 2025-06-08 08:50:49 +02:00
Added instruction COPY, Commenting the idea for COPY in CPU
This commit is contained in:
parent
884ecdbded
commit
c42c0bcf22
2 changed files with 5 additions and 1 deletions
|
@ -110,10 +110,13 @@ begin
|
||||||
li_A <= inst(23 downto 16);
|
li_A <= inst(23 downto 16);
|
||||||
li_B <= inst(15 downto 8);
|
li_B <= inst(15 downto 8);
|
||||||
li_C <= inst(7 downto 0);
|
li_C <= inst(7 downto 0);
|
||||||
|
-- In this case, copy the content of li_A directly to di_A (just the idea)
|
||||||
--case li_OP is
|
--case li_OP is
|
||||||
-- AFC
|
-- AFC
|
||||||
--when => X"06" =>
|
--when => X"06" =>
|
||||||
|
|
||||||
|
-- In this case, put the content in memory_register_inst and get QA in di_A (just the idea)
|
||||||
|
--when => X"05" =>
|
||||||
--end case
|
--end case
|
||||||
PC <= PC+'1';
|
PC <= PC+'1';
|
||||||
end if;
|
end if;
|
||||||
|
|
|
@ -23,7 +23,8 @@ entity instruction is
|
||||||
for i in code_array'range loop
|
for i in code_array'range loop
|
||||||
init_result(i) := std_logic_vector(conv_unsigned(0, 32));
|
init_result(i) := std_logic_vector(conv_unsigned(0, 32));
|
||||||
end loop;
|
end loop;
|
||||||
init_result(0) := X"06010C00";
|
init_result(0) := X"06010C00"; -- AFC 0x0c to R01
|
||||||
|
init_result(1) := X"05000100"; -- COPY R01 to R00
|
||||||
return init_result;
|
return init_result;
|
||||||
end function init;
|
end function init;
|
||||||
end instruction;
|
end instruction;
|
||||||
|
|
Loading…
Add table
Reference in a new issue