50 lines
1.8 KiB
Text
50 lines
1.8 KiB
Text
/*
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
|
editor if you plan to continue editing the block that represents it in
|
|
the Block Editor! File corruption is VERY likely to occur.
|
|
*/
|
|
/*
|
|
Copyright (C) 2017 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and its AMPP partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details.
|
|
*/
|
|
(header "symbol" (version "1.1"))
|
|
(symbol
|
|
(rect 16 16 208 96)
|
|
(text "frequencydivider1" (rect 5 0 75 12)(font "Arial" ))
|
|
(text "inst" (rect 8 64 20 76)(font "Arial" ))
|
|
(port
|
|
(pt 0 32)
|
|
(input)
|
|
(text "SignalEntree" (rect 0 0 49 12)(font "Arial" ))
|
|
(text "SignalEntree" (rect 21 27 70 39)(font "Arial" ))
|
|
(line (pt 0 32)(pt 16 32)(line_width 1))
|
|
)
|
|
(port
|
|
(pt 192 32)
|
|
(output)
|
|
(text "Q[12..0]" (rect 0 0 30 12)(font "Arial" ))
|
|
(text "Q[12..0]" (rect 141 27 171 39)(font "Arial" ))
|
|
(line (pt 192 32)(pt 176 32)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 192 48)
|
|
(output)
|
|
(text "SignalSortie" (rect 0 0 44 12)(font "Arial" ))
|
|
(text "SignalSortie" (rect 127 43 171 55)(font "Arial" ))
|
|
(line (pt 192 48)(pt 176 48)(line_width 1))
|
|
)
|
|
(drawing
|
|
(rectangle (rect 16 16 176 64)(line_width 1))
|
|
)
|
|
)
|