INSA/vhdl_processor
1
0
Fork 0
mirror of https://github.com/Lemonochrme/vhdl_processor.git synced 2025-06-08 17:00:50 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fixed LOAD.

Browse source
This commit is contained in:
Lemonochrome 2023-12-04 21:06:24 +01:00
parent 5325019c07
commit 4878e6b2a0
4 changed files with 115 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
cpu_project/cpu_project.xpr
View file

@ -60,7 +60,7 @@
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="DSABoardId" Val="basys3"/> <Option Name="DSABoardId" Val="basys3"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/> <Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="902"/> <Option Name="WTXSimLaunchSim" Val="1068"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
<Option Name="WTIesLaunchSim" Val="0"/> <Option Name="WTIesLaunchSim" Val="0"/>
@ -176,6 +176,11 @@
<Attr Name="UsedIn" Val="simulation"/> <Attr Name="UsedIn" Val="simulation"/>
</FileInfo> </FileInfo>
</File> </File>
<File Path="$PPRDIR/simu_save_1.wcfg">
<FileInfo>
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<Config> <Config>
<Option Name="DesignMode" Val="RTL"/> <Option Name="DesignMode" Val="RTL"/>
<Option Name="TopModule" Val="test_cpu"/> <Option Name="TopModule" Val="test_cpu"/>
@ -189,6 +194,7 @@
<Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/> <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
<Option Name="PamPseudoTop" Val="pseudo_tb"/> <Option Name="PamPseudoTop" Val="pseudo_tb"/>
<Option Name="SrcSet" Val="sources_1"/> <Option Name="SrcSet" Val="sources_1"/>
<Option Name="XSimWcfgFile" Val="$PPRDIR/simu_save_1.wcfg"/>
</Config> </Config>
</FileSet> </FileSet>
<FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1"> <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">

75
cpu_project/simu_save_1.wcfg Normal file
View file

@ -0,0 +1,75 @@
<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
<wave_state>
</wave_state>
<db_ref_list>
<db_ref path="test_cpu_behav.wdb" id="1">
<top_modules>
<top_module name="test_cpu" />
</top_modules>
</db_ref>
</db_ref_list>
<zoom_setting>
<ZoomStartTime time="515.260 ns"></ZoomStartTime>
<ZoomEndTime time="869.261 ns"></ZoomEndTime>
<Cursor1Time time="1,000.000 ns"></Cursor1Time>
</zoom_setting>
<column_width_setting>
<NameColumnWidth column_width="219"></NameColumnWidth>
<ValueColumnWidth column_width="104"></ValueColumnWidth>
</column_width_setting>
<WVObjectSize size="13" />
<wvobject fp_name="/test_cpu/inClock" type="logic">
<obj_property name="ElementShortName">inClock</obj_property>
<obj_property name="ObjectShortName">inClock</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/DataMemory_Instance/Memory" type="array">
<obj_property name="ElementShortName">Memory[0:255][7:0]</obj_property>
<obj_property name="ObjectShortName">Memory[0:255][7:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/OP_LI_DI" type="array">
<obj_property name="ElementShortName">OP_LI_DI[7:0]</obj_property>
<obj_property name="ObjectShortName">OP_LI_DI[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/OP_DI_EX" type="array">
<obj_property name="ElementShortName">OP_DI_EX[7:0]</obj_property>
<obj_property name="ObjectShortName">OP_DI_EX[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/OP_EX_MEM" type="array">
<obj_property name="ElementShortName">OP_EX_MEM[7:0]</obj_property>
<obj_property name="ObjectShortName">OP_EX_MEM[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/OP_MEM_RE" type="array">
<obj_property name="ElementShortName">OP_MEM_RE[7:0]</obj_property>
<obj_property name="ObjectShortName">OP_MEM_RE[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/W_ENABLE_HANDLE" type="logic">
<obj_property name="ElementShortName">W_ENABLE_HANDLE</obj_property>
<obj_property name="ObjectShortName">W_ENABLE_HANDLE</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/W_ADDRESS_HANDLE" type="array">
<obj_property name="ElementShortName">W_ADDRESS_HANDLE[3:0]</obj_property>
<obj_property name="ObjectShortName">W_ADDRESS_HANDLE[3:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/W_DATA_HANDLE" type="array">
<obj_property name="ElementShortName">W_DATA_HANDLE[7:0]</obj_property>
<obj_property name="ObjectShortName">W_DATA_HANDLE[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/DATAMEM_DATA_OUT" type="array">
<obj_property name="ElementShortName">DATAMEM_DATA_OUT[7:0]</obj_property>
<obj_property name="ObjectShortName">DATAMEM_DATA_OUT[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/B_MEM_RE" type="array">
<obj_property name="ElementShortName">B_MEM_RE[7:0]</obj_property>
<obj_property name="ObjectShortName">B_MEM_RE[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/RegisterFile_Instance/memory" type="array">
<obj_property name="ElementShortName">memory[0:15][7:0]</obj_property>
<obj_property name="ObjectShortName">memory[0:15][7:0]</obj_property>
<obj_property name="isExpanded"></obj_property>
</wvobject>
<wvobject fp_name="/test_cpu/uut/DataMemory_Instance/Memory" type="array">
<obj_property name="ElementShortName">Memory[0:255][7:0]</obj_property>
<obj_property name="ObjectShortName">Memory[0:255][7:0]</obj_property>
</wvobject>
</wave_config>

31
src/cpu.vhd
View file

@ -104,6 +104,8 @@ ARCHITECTURE cpu_arch OF cpu IS
signal DATAMEM_ADDRESS : STD_LOGIC_VECTOR(7 DOWNTO 0); signal DATAMEM_ADDRESS : STD_LOGIC_VECTOR(7 DOWNTO 0);
signal DATAMEM_DATA_IN : STD_LOGIC_VECTOR(7 DOWNTO 0); signal DATAMEM_DATA_IN : STD_LOGIC_VECTOR(7 DOWNTO 0);
signal DATAMEM_DATA_OUT : STD_LOGIC_VECTOR(7 DOWNTO 0); signal DATAMEM_DATA_OUT : STD_LOGIC_VECTOR(7 DOWNTO 0);
signal temp : STD_LOGIC_VECTOR(7 DOWNTO 0) := X"00";
BEGIN BEGIN
@ -180,10 +182,17 @@ BEGIN
DI_EX: process(clk) DI_EX: process(clk)
begin begin
if rising_edge(clk) then if rising_edge(clk) then
if OP_DI_EX = X"06" then if OP_DI_EX = X"06" then -- AFC
OP_EX_MEM <= OP_DI_EX; OP_EX_MEM <= OP_DI_EX;
A_EX_MEM <= A_DI_EX; A_EX_MEM <= A_DI_EX;
B_EX_MEM <= B_DI_EX; B_EX_MEM <= B_DI_EX;
elsif OP_DI_EX = X"07" then -- LOAD
OP_EX_MEM <= OP_DI_EX;
A_EX_MEM <= A_DI_EX;
B_EX_MEM <= B_DI_EX;
DATAMEM_RESET <= '0';
DATAMEM_ADDRESS <= B_DI_EX;
elsif OP_DI_EX = X"05" or OP_DI_EX = X"08" then -- COPY / STORE elsif OP_DI_EX = X"05" or OP_DI_EX = X"08" then -- COPY / STORE
OP_EX_MEM <= OP_DI_EX; OP_EX_MEM <= OP_DI_EX;
A_EX_MEM <= A_DI_EX; A_EX_MEM <= A_DI_EX;
@ -224,9 +233,13 @@ BEGIN
elsif OP_EX_MEM = X"08" then -- STORE elsif OP_EX_MEM = X"08" then -- STORE
OP_MEM_RE <= OP_EX_MEM; OP_MEM_RE <= OP_EX_MEM;
DATAMEM_RESET <= '0'; DATAMEM_RESET <= '0';
DATAMEM_RW_ENABLE <= '0'; -- Ecriture
DATAMEM_DATA_IN <= B_EX_MEM; -- On met ce qu'il y a dans B DATAMEM_DATA_IN <= B_EX_MEM; -- On met ce qu'il y a dans B
DATAMEM_ADDRESS <= A_EX_MEM; -- A l'adresse de A DATAMEM_ADDRESS <= A_EX_MEM; -- A l'adresse de A
elsif OP_EX_MEM = X"07" then -- LOAD
OP_MEM_RE <= OP_EX_MEM;
A_MEM_RE <= A_EX_MEM;
B_MEM_RE <= DATAMEM_DATA_OUT;
temp <= X"01";
else else
OP_MEM_RE <= X"00"; OP_MEM_RE <= X"00";
A_MEM_RE <= X"00"; A_MEM_RE <= X"00";
@ -243,6 +256,9 @@ BEGIN
if OP_MEM_RE = X"06" or OP_MEM_RE = X"05" or OP_MEM_RE = X"01" or OP_MEM_RE = X"02" or OP_MEM_RE = X"03" then if OP_MEM_RE = X"06" or OP_MEM_RE = X"05" or OP_MEM_RE = X"01" or OP_MEM_RE = X"02" or OP_MEM_RE = X"03" then
W_ADDRESS_HANDLE <= A_MEM_RE(3 downto 0); W_ADDRESS_HANDLE <= A_MEM_RE(3 downto 0);
W_DATA_HANDLE <= B_MEM_RE; W_DATA_HANDLE <= B_MEM_RE;
elsif OP_MEM_RE = X"07" then
W_ADDRESS_HANDLE <= A_MEM_RE(3 downto 0);
W_DATA_HANDLE <= B_MEM_RE;
elsif OP_MEM_RE = X"08" then elsif OP_MEM_RE = X"08" then
null; null;
else else
@ -252,11 +268,11 @@ BEGIN
end process; end process;
-- W_ENABLE HANDLING "MUX" -- W_ENABLE HANDLING MUX
process(clk) process(clk)
begin begin
if rising_edge(clk) then if rising_edge(clk) then
if OP_MEM_RE = X"06" or OP_MEM_RE = X"05" or OP_MEM_RE = X"01" or OP_MEM_RE = X"02" or OP_MEM_RE = X"03" then if OP_MEM_RE = X"06" or OP_MEM_RE = X"05" or OP_MEM_RE = X"01" or OP_MEM_RE = X"02" or OP_MEM_RE = X"03" or OP_MEM_RE = X"07" then
W_ENABLE_HANDLE <= '1'; W_ENABLE_HANDLE <= '1';
else else
W_ENABLE_HANDLE <= '0'; W_ENABLE_HANDLE <= '0';
@ -264,6 +280,11 @@ BEGIN
end if; end if;
end process; end process;
-- DATAMEM_RW_ENABLE HANDLING MUX
DATAMEM_RW_ENABLE <= '1' when OP_DI_EX = X"07" else -- Lecture pour instruction 0x07
'0' when OP_EX_MEM = X"08" else -- Ecriture pour instruction 0x08
'0';
PC_UPDATE: process(clk) PC_UPDATE: process(clk)
begin begin
if rising_edge(clk) then if rising_edge(clk) then

9
src/instruction_memory.vhd
View file

@ -49,9 +49,14 @@ entity instruction is
init_result(19) := X"03020303"; -- Soustraction 1 - 1 init_result(19) := X"03020303"; -- Soustraction 1 - 1
init_result(20) := X"03020504"; -- Soustraction 3 - 2 init_result(20) := X"03020504"; -- Soustraction 3 - 2
-- STORE -- STORE
init_result(21) := X"08000100"; init_result(21) := X"08000100"; -- On store R01 à l'adresse @00
-- LOAD -- LOAD
-- init_result(22) := X"07000000"; init_result(22) := X"00000000";
init_result(23) := X"00000000";
init_result(24) := X"00000000";
init_result(25) := X"00000000";
init_result(26) := X"00000000";
init_result(27) := X"07070000"; -- On load ce qu'il y a à @00 dans R7
return init_result; return init_result;
end function init; end function init;